PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of

Docket No: A8612

Pranav ASHAR, et al.

Appln. No.: Cont. of Serial No. 09/425,886

Confirmation No.: Not Yet Assigned Group Art Unit: Not Yet Assigned

Filed: June 24, 2003 Examiner: Not Yet Assigned

For: FAST ERROR DIAGNOSIS FOR COMBINATIONAL VERIFICATION

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. §§ 1.97 and 1.98

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In accordance with the duty of disclosure under 37 CFR §1.56, Applicant hereby notifies the U.S. Patent and Trademark Office of the documents which are listed on the attached PTO/SB/08 A & B (modified) form which are all the references of record in parent application No. 09/425,886. Applicant is not submitting duplicate copies of these references but requests that they be listed on the face of any patent granted on the above application. (See 37 CFR §1.98(d)). Copies of any cited copending applications, if not previously submitted, are being submitted herewith.

The submission of the listed documents is not intended as an admission that any such document constitutes prior art against the claims of the present application. Applicant does not waive any right to take any action that would be appropriate to antedate or otherwise remove any listed document as a competent reference against the claims of the present application.

INFORMATION DISCLOSURE STATEMENT

Cont. of Serial No. 09/425,886

Docket No. A8612

Respectfully submitted,

(didulum

Chidambaram Subramanian Registration No. 43,355

Telephone: (202) 293-7060 Facsimile: (202) 293-7860

WASHINGTON OFFICE

23373

PATENT TRADEMARK OFFICE

Date: June 24, 2003

Substitute for Form 1449 A & B/PTO							Complete if Known						
							. [Application Number				Cont. of Serial No. 0	9/425,886
INFORMATION DISCLOSURE								Confirmation Number				Not Yet Assigned	
STATEMENT BY APPLICANT							f	Filing Date				June 24, 2003	· . · ·
							l	First Named Inventor			_	Pranav ASHAR et al	
(use as many sheets as necessary)								Art Unit Not Yet Assigned			``````````````````````````````	·	
(use as many sheets as necessary)								Examiner Name Not Yet Assigned					
Sheet 1 of 2							~-	Attorney Docket Number A8612					
	nect	·			D D	A TENI	TDC				<u>' </u>	A0012	
		U.S. PATENT D Document Number				1 DC							
Examiner	Cite No.1		Kind Code ² (if known)			cation				ntee o	r Applicant of Cited Doc	cument	
Initials*		Number			MM-DD-Y		YYY						
		US 5,831,996			11/03/1				Abramovici et al.				
	<u> </u>	US 6,086,626				07/11/2000		Jain et al.				· · · · · · · · · · · · · · · · · · ·	
<u> </u>		US 6,138,266		 		10/24/2000			Ganesan et al.				
		US 5,909,374				06/01/1999		, ,	Matsunaga				
		US 6,026,222		D1		02/15/2000			Gupta et al.				
	-	US 6,247,163		B1		06/12/2001			Burch et al.				
		US 5,754,454 US 5,506,852		 		05/19/1998 04/09/1996			Pixley et al. Chakradhar et al.				
		03 3,300,832		FORE	ICI	V PAT		DOC			-		-,
		· · · · · · · · · · · · · · · · · · ·			IGI	VPAI	CINI	DOC	UIVI	ENIS			
Examiner	Cite		Patent I	Document	ode ⁵ MM-		cation Date DD-YYYY				Translation ⁶		
Initials*	No.1	Country Code ³	Number	•									
·		Code		- (9	knov	<i>vit)</i>				· · · · · · · · · · · · · · · · · · ·			
7, 70		TO	HER A	RT - NO	N P	ATEN	TLI	TERA	Ti	RE DOCUME	NTS	. ,	
Examiner	Cite											e item (book, magazine,	77
Initials*	No.1											country where published.	Translation ⁶
			ABADIR, M., FERGUSON, J., KIRKLAND, Thomas E. "Logic Design Verification via Test Generation";										
* * * * * * * * * * * * * * * * * * * *		IEEE Translations on Computer Aided Design, vol. 7, no. 1, pp. 138-148, January 1988											
}			BRYANT, R., "Graph-Based Algorithms for Boolean Function Manipulation, IEEE Translations On									·	
		Computer, C-35(8); 677-691, August 1996 CHUNG, P., WANG, Y. and HAJJ, I., "Diagnosis and Correction of Logic Design in Digital Circuits",											
		Proceedings of DAC, pp. 503-508, 1993											
	- · · · · · · · · · · · · · · · · · · ·	JAIN, J., MUKHERJEE, R., FUJITA, M., "Advanced Verification Techniques Based On Learning"											
		Proceedings of DAC, June 1995											
:		KUEHLMANN, A.,; CHENG, D.,; SRINIVASAN, A.,; LAPOTIN, D.: "Error Diagnosis for Transistor-											
		Level Verification", Proceedings of DAC, pp. 218-223, 1994											
		KUKIMOTO, Y.: FUJITA, M.; "Rectification Method for Lookup-Table Type FPGA's Proceedings of											
		ICCAD, pp. 54-61, 1992 MADRE L. COUDERT O. and BILLON B. "Automating the Diagnosis and the Restification of Design."											
		MADRE, J., COUDERT, O., and BILLON, P., "Automating the Diagnosis and the Rectification of Design Errors with PRIAM", Proceedings of ICCAD, pp. 30-33, 1989											
	-,	REDDY, S.; KUNZ, W.; PRADHAN, D.; "Novel Verification Framework Combining Structural and											
		OBDD Methods in a Synthesis Environment", Proceedings of DAC, pp. 414-419, 1995											
		SILVA, J.; SAKALLAH, K., "GRASP A New Search Algorithm for Satisfiability, Proceedings of											
		ICCAD, pp. 220-227, 1996											
		TAMURA, K., "Locating Functional Errors in Logic Circuits" Proceedings of ICCAD, pp. 468-471, November 1989									· · · · · · · · · · · · · · · · · · ·		
		TOMITA, M.; JIANG, H., YAMAMOTO, T. and HAYASHI, Y., "An Algorithm for Locating Logic Design Errors", ICCAD, pp. 468-471, November 1989											
		WATANABE, Y., BRAYTON, R., "Incremental Synthesis for Engineering Changes", Proceedings of											
		ICCD, pp. 40-43, 1991											
		HAUNG, S., CHEN, K.C., CHENG, K.T., "Error Correction Based on Verification Techniques",											
	Proceedings of DAC, pp. 258-261, 1996												

Examiner Signature

Date Considered

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹Applicant's unique citation designation number (optional). ²See Kind Codes of USPTO Patent Documents at www.uspto.gov, MPEP 901.04 or in the comment box of this document. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST. 3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to indicate here if English language Translation is attached.

Complete if Known Substitute for Form 1449 A & B/PTO **Application Number** Cont. of Serial No. 09/425,886 INFORMATION DISCLOSURE Confirmation Number Not Yet Assigned June 24, 2003 Filing Date STATEMENT BY APPLICANT First Named Inventor Pranav ASHAR et al. Art Unit Not Yet Assigned (use as many sheets as necessary) Examiner Name Not Yet Assigned

Attorney Docket Number

A8612

Sheet

Examiner Signature

U.S. PATENT DOCUMENTS												
Examiner Initials*	Cite No. 1	Nun	ber Kind Code ²		blication Date M-DD-YYYY		Name of Patentee or Applicant of Cited Document					
				(if known)	-							
				 ;				<u></u>				
, , . ,				 	ļ.							
												
: ::		-			<u> </u>							
		 			 -				 			
				 	 -	1 · · · · · · · · · · · · · · · · · · ·	-					
			· · · · · · · · · · · · · · · · · · ·		37							
FOREIGN PATENT DOCUMENTS												
Foreign Patent Document												
Examiner Initials*	Cite No.1	Country Code ³ Number ⁴		.4 Kind C	Kind Code ⁵		ate YY	Name of Patentee or Applicant of Cited Document	Translation ⁶			
				(i) into int)					-			
	 								 			
	· ·								 			
-					-							
			· · · · · ·									
	 	 	· · · · · ·		* 1.5	-			 			
		T - 1			÷							
		<u> </u>	OTHER A	RT - NON P	ÁŤI	INT LITERA	TIL	RE DOCUMENTS				
Examiner	Cite							nen appropriate), title of the item (book, magazine,				
Initials*	No.1	journal, seria	l, symposium, ca	atalog, etc.), date,	page(s), volume-issue nu	mber((s), publisher, city, and/or country where published.	Translation ⁶			
		SENTOVIC ICCD, 1992	SENTOVICH, E., et al. "Sequential Circuit Design Using Synthesis and Optimization", Proceedings of									
		GUPTA, A.	GUPTA, A., ASHAR, P., "Integrating a Boolean Satisfiability and BDDS for Combinational Verification, Proceedings of VLSI Design 98, pp. 222-225, 1998									
·		BURCH, J.	BURCH, J. and SINGHAI, V., "Tight Integration of Combinational Verification Methods", Proceedings of									
		ICCAD, pp.	ICCAD, pp. 570-576, 1978									
		TOMITA, M., SUGANUMA, N., and HIRANO, K., "Pattern generation for locating logic design errors", IEICE Transactions Fundamentals, vol. E77-A, 1994										
		the state of the s										
		L										
		<u> </u>				<u></u>						
		1	-									

Date Considered

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹Applicant's unique citation designation number (optional). ²See Kind Codes of USPTO Patent Documents at www.uspto.gov, MPEP 901.04 or in the comment box of this document. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST. 3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to indicate here if English language Translation is attached.